Form PTO-1449					Atty Docket No.			Serial No.		
GE IAA				P-5404			09/982,4	09/982,458		
INFORMATION DISCLOSURE CITATION 40				Applicant(s)						
Manjunath Haritsa et al.										
SEb 0 8 1000 B				Filing Date			Group	}roup		
Tem a These several sheets if necessary			October 17, 2001 2825							
U.S. PATENT DOCUMENTS										
EXAMINER INITIAL	DOCOMENT NORMAN   DATE   11/42		NAMB		CLASS	SUBCLAS		FILING DATE IF APPROPRIATE		
185	AA	5,387,885	02/07/95	Chi		333	100			
	AB	5,467,040	11/14/95	Nelson et al.		327	276			
	AC	5,581,473	12/03/96	Rusu et al.		364	490			
	AD	5,644,498	07/01/97	Joly et	al.	364	489			
	AE	5,656,963	08/12/97	Masleid et al.		327	297			
	AF	5,778,216	07/07/98	Venkate	sh	395	558			
	AG	5,864,487	01/26/99	Merryma	n et al.	364	491			
	AH	5,896,055	04/20/99	Toyonag	a et al.	327	295			
	AI	5,917,729	06/29/99	Naganum	a et al.	364	491			
	AJ	5,963,729	10/05/99	Aji et	al.	395	500.06	;		
	AK	5,974,245	10/26/99	Li et a	1.	395	500.11			
B	AL	5,994,924	11/30/99	Lee et	al.	326	93			
FOREIGN PATENT DOCUMENTS										
Translation								lation		
		DOCUMENT NUMBER	DATE	COUNTRY		CLASS	SUBCLAS	9 YES	ио	
PO	AM	WO 95/34036	12/14/95	PCT						
OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)										
BF	AN B. Lampson et al., "A Processor for a High-Performance Personal Computer", Seventh Annual Symposium on Computer Architecture, IEEE, pages 146-160, May 1980.									
Ì	AO	C-S Wu et al., "An Automatic Cell Characterization Environment for Cell- Based Design Methodology", IEEE, pages 326-329, May 1993.								
	AP	H. Fair et al., "Clocking Design and Analysis for a 600MHz Alpha Microprocessor", <u>IEEE International Solid State Circuits Conference</u> , IEEE, vol. 41, pages 398-399, 473, February 1998. (XP000862228).								
	AQ	J. Burkis, "Clock Tree Synthesis for High Performance ASICs", IEEE, pages 9-8.1 - 9-8.3, August 1991.								
PS	P. Larsson et al., "Impact of Clock Slope on True Single Phase Clocked (TSPC) CMOS Circuits", <a href="IEEE Journal of Solid-State Circuits">IEEE</a> , Vol. 29, No.6, pages 723-726, June 1994.									
Examiner Blass Date Considered 10/28/05										
EXAMINER Thitial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).										

Form PTO-1449				Atty Docket No.			Se	Serial No.			
	TPE	<u>~</u>			I	P-5404			05	09/982,458	
10	I	ивбри	KATION DISCLOSUR	RE CITATION		Applicant(	s)				
SEP	092	। हिं	IN AN APPLICAT	rion	l	Manjunat	h Haritsa	et al.			
遇	V J L	אַצַ בּעוֹנִ	1		l	Filing Dat	Filing Date			roup	
By		5/0	several sheets if	necessary)	-	October	17, 2001		28	825	
U.S. PATENT DOCUMENTS											
EXAMI:			DOCUMENT NUMBER	DATE	NAMB	NAME		SUBCLAS	s	FILING DE	
123	$\overline{\mathbf{x}}$	AA	6,088,254	07/11/00	Kermani	Kermani		63			
		AB	6,204,713	03/20/01	Adams e	t al.	327	295			
		AC	6,205,572	03/20/01	Dupenlo	up	716	5			
		AD	6,260,182	07/10/01	Mohan e	t al.	716	12			
		AE	6,263,478	07/17/01	Hahn et	al.	716	10			
		AF	6,289,412	09/11/01	Yuan et	al.	711	11			
		AG	6,289,498	09/11/01	Dupenlo	up	716	18			
		НА	6,378,080	04/23/02	Anjo et	al.	713	500	$\Box$		
		AI	6,442,740	08/27/02	Kanamot	o et al.	716	6	$\exists$		
		AJ	6,457,159	09/24/02	Yalcin	et al.	716	6			
		AK	2003/0074175	04/17/03	Haritsa	et al.	703	19			
( <b>}</b> }		AL	2003/0074643	04/17/03	Schmitt	et al.	716	6			
		AM	-						$\Box$		<u>-</u>
1				FOREIGN	1 PATENT	DOCUMENTS					
						**************************************				Transl	ation
			DOCUMENT NUMBER	DATE	COUNTRY		CLASS	SUBCLAS	s	YES	ио
		AN									
			OTHER DOCUMENT	IS (Including	Author, T	itle, Date,	Pertinent Pa	ges, Etc	.)		
R	$   \sqrt{} $	AO	P.J. Restle et 2000 Symposium								s",
M	5	-AP	R.B. Mueller-Thuns et al., "Parallel Switch-Level Simulation for VLSI", <u>Proceedings of the European Conference on Design Automation</u> , IEEE, pages 324-328, February 1991. (XP010093616).								
M	7	- AQ	S. Boon et al., "High Performance Clock Distribution for CMOS ASICs", <u>Custom Integrated Circuits Conference</u> , IEEE, pages 15.4.1 - 15.4.5, May 1989. (XP010082184).								
13	Ø	AR	J-S Yim et al., "A Floorplan-based Planning Methodology for Power and Clock Distribution in ASICs", Proceedings ACM/IEEE Conference on Design Automation, ACM, pages 766-771, June 1999.								
Exam:	Examiner Date Considered (0/28/05										
EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).											